Classes are subject to change at any time. Any course may be withdrawn from the current listing if the enrollment is too small to justify conducting the course or as a result of a reduction in funding.
| EE 310 | Algorithm Analysis Hours: 3 |
| 001 | 20024 | T 9:30a-12:15p Location: UC 251 Aizenberg, Igor | 25 | 5 | |
| | |
| EE 319 | Electric Circuits II Hours: 3 |
| 001 | 20384 | R 4:00p-6:45p Location: UC 242 Laddomada, Massimiliano | 20 | 7 | |
| | |
| EE 321 | Digital Logic Hours: 3 |
| 001 | 20026 | M 9:30a-12:15p Location: UC 326 Lala, Parag | 25 | 14 | |
| | |
| EE 325 | Signals and Systems I Hours: 3 |
| 001 | 20040 | W 1:00p-3:45p Location: SCIT 214 Laddomada, Massimiliano | 20 | 8 | |
| | |
| EE 326 | Signals and Systems I Lab Hours: 1 |
| 001 | 20041 | T 7:00p-9:45p Location: SCIT 215 Laddomada, Massimiliano | 20 | 7 | |
| | |
| EE 336 | Electronics Laboratory Hours: 1 |
| 001 | 20042 | T 1:00p-3:45p Location: SCIT 214 Lala, Parag | 20 | 6 | |
| | |
| EE 465 | VLSI Design Hours: 3 |
| 001 | 20043 | R 9:30a-12:15p Location: UC 251 Lala, Parag | 20 | 10 | |
| | |
| EE 475 | Capstone Design Proj in EE Hours: 4 |
| 001 | 20044 | F 2:00p-5:40p Location: SCIT 214 Lala, Parag | 20 | 6 | |
| | |